

[54] **INFORMATION PROCESSING APPARATUS**

[75] **Inventor:** Tetsuji Oguchi, Tokyo, Japan  
 [73] **Assignee:** Nippon Electric Co., Inc., Tokyo, Japan

[21] **Appl. No.:** 325,086

[22] **Filed:** Nov. 25, 1981

[30] **Foreign Application Priority Data**

Nov. 26, 1980 [JP] Japan ..... 55-166297

[51] **Int. Cl.<sup>4</sup>** ..... G06F 9/00

[52] **U.S. Cl.** ..... 364/200

[58] **Field of Search** ..... 364/200, 900

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

4,044,240	8/1977	Cox, Jr. et al.	364/300
4,166,945	9/1979	Inoyama et al.	364/900
4,315,330	2/1982	Brickoian et al.	364/514

*Primary Examiner*—Gareth D. Shaw  
*Assistant Examiner*—John G. Mills  
*Attorney, Agent, or Firm*—Sughrue, Mion, Zinn, Macpeak, and Seas

[57] **ABSTRACT**

An information processing apparatus employs first and second direct memory access controllers which cooperate during transfer of information between first and second devices, e.g. memories. The first controller controls information transfer from the first memory to the second controller and the second controller transfers the information from its own internal storage to the second memory while simultaneously receiving further information under the control of the first controller. The second controller includes address control circuitry for high speed generation of non-sequential addresses for writing into the second memory.

**1 Claim, 8 Drawing Figures**

