


8224 CLOCK GENERATOR AND DRIVER FOR 8080A CPU

- Single Chip Clock Generator/Driver for 8080A CPU
- Power-Up Reset for CPU
- Ready Synchronizing Flip-Flop
- Advanced Status Strobe
- Oscillator Output for External System Timing
- Crystal Controlled for Stable System Operation
- Reduces System Package Count
- Available In EXPRESS — Standard Temperature Range
- Available In 16-Lead Cerdip Package
(See Packaging Spec, Order #231369)

The Intel 8224 is a single chip clock generator/driver for the 8080A CPU. It is controlled by a crystal, selected by the designer to meet a variety of system speed requirements.


Also included are circuits to provide power-up reset, advance status strobe, and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080A.



231464-1

Figure 1. Block Diagram



231464-2

RESIN	Reset Input
RESET	Reset Output
RDYIN	Ready Input
READY	Ready Output
SYNC	Sync Input
STSTB	Status STB (Active Low)
φ1	8080 Clocks
φ2	φ2 CLK (TTL Level)
V _{CC}	+5V
V _{DD}	+12V
GND	0V

XTAL 1	Connections for Crystal
XTAL 2	
TANK	Used with Overtone XTAL
OSC	Oscillator Output
φ ₂ (TTL)	φ ₂ CLK (TTL Level)
V _{CC}	+5V
V _{DD}	+12V
GND	0V

Figure 2. Pin Configuration

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	0°C to + 70°C
Storage Temperature	-65°C to + 150°C
Supply Voltage, V _{CC}	-0.5V to + 7V
Supply Voltage, V _{DD}	-0.5V to + 13.5V
Input Voltage	-1.5V to + 7V
Output Current	100 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS

T_A = 0°C to + 70°C, V_{CC} = + 5.0V ± 5%, V_{DD} = + 12V ± 5%

Symbol	Parameter	Limits			Units	Test Conditions
		Min	Typ	Max		
I _F	Input Current Loading			-0.25	mA	V _F = 0.45V
I _R	Input Leakage Current			10	μA	V _R = 5.25V
V _C	Input Forward Clamp Voltage			1.0	V	I _C = - 5 mA
V _{IL}	Input "Low" Voltage			0.8	V	V _{CC} = 5.0V
V _{IH}	Input "High" Voltage	2.6			V	Reset Input
		2.0			V	All Other Inputs
V _{IH-VIL}	RESIN Input Hysteresis	0.25			V	V _{CC} = 5.0V
V _{OL}	Output "Low" Voltage			0.45	V	(φ ₁ , φ ₂), Ready, Reset, STSTB I _{OL} = 2.5 mA
				0.45	V	All Other Outputs I _{OL} = 15 mA
V _{OH}	Output "High" Voltage φ ₁ , φ ₂ READY, RESET All Other Outputs	9.4			V	I _{OH} = - 100 μA
		3.6			V	I _{OH} = - 100 μA
		2.4			V	I _{OH} = - 1 mA
I _{CC}	Power Supply Current			115	mA	
I _{DD}	Power Supply Current			12	mA	

NOTE:

- For crystal frequencies of 18 MHz connect 510Ω resistors between the X1 input and ground as well as the X2 input and ground to prevent oscillation at harmonic frequencies.

Crystal Requirements

Tolerance: 0.005% at 0°C–70°C

Resonance: Series (Fundamental)*

Load Capacitance: 20 pF–35 pF

Equivalent Resistance: 75Ω–20Ω

Power Dissipation (Min): 4 mW

*NOTE:
With tank circuit use 3rd overtone mode.

A.C. CHARACTERISTICS

Symbol	Parameter	Limits			Units	Test Conditions
		Min	Typ	Max		
$t_{\phi 1}$	ϕ_1 Pulse Width	$\frac{2t_{cy}}{9} - 20$ ns				
$t_{\phi 2}$	ϕ_2 Pulse Width	$\frac{5t_{cy}}{9} - 35$ ns				
t_{D1}	ϕ_1 to ϕ_2 Delay	0				
t_{D2}	ϕ_2 to ϕ_1 Delay	$\frac{2t_{cy}}{9} - 14$ ns				
t_{D3}	ϕ_1 to ϕ_2 Delay	$\frac{2t_{cy}}{9}$		$\frac{2t_{cy}}{9} + 20$ ns		
t_R	ϕ_1 and ϕ_2 Rise Time			20		
t_F	ϕ_1 and ϕ_2 Fall Time			20		
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15	ns	ϕ_2 TTL, $C_L = 30$ $R_1 = 300\Omega$ $R_2 = 600\Omega$
t_{DSS}	ϕ_2 to $\overline{\text{STSTB}}$ Delay	$\frac{6t_{cy}}{9} - 30$ ns		$\frac{6t_{cy}}{9}$	ns	
t_{PW}	$\overline{\text{STSTB}}$ Pulse Width	$\frac{t_{cy}}{9} - 15$ ns				$\overline{\text{STSTB}}, C_L = 15$ pF $R_1 = 2K$ $R_2 = 4K$
t_{DRS}	RDYIN Setup Time to Status Strobe	50 ns - $\frac{4t_{cy}}{9}$				
t_{DRH}	RDYIN Hold Time after $\overline{\text{STSTB}}$	$\frac{4t_{cy}}{9}$				
t_{DR}	RDYIN or RESIN to ϕ_2 Delay	$\frac{4t_{cy}}{9} - 25$ ns			ns	Ready & Reset $C_L = 10$ pF $R_1 = 2K$ $R_2 = 4K$
t_{CLK}	CLK Period		$\frac{t_{cy}}{9}$		ns	
f_{max}	Maximum Oscillating Frequency			27	MHz	
C_{in}	Input Capacitance			8	pF	$V_{CC} = + 5.0V$ $V_{DD} = + 12V$ $V_{BIAS} = 2.5V$ $f = 1$ MHz

NOTE:


These formulas are based on the internal workings of the part and intended for customer convenience. Actual testing of the part is done at $t_{cy} = 488.28$ ns.

A.C. CHARACTERISTICS (Continued)

For $t_{CY} = 488.28$ ns; $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$, $V_{DD} = +12\text{V} \pm 5\%$


Symbol	Parameter	Limits			Units	Test Conditions
		Min	Typ	Max		
$t_{\phi 1}$	ϕ_1 Pulse Width	89			ns	$t_{CY} = 488.28$ ns ϕ_1 & ϕ_2 Loaded to $C_L = 20$ pF to 50 pF Ready & Reset Loaded to 2 mA/10 pF All measurements referenced to 1.5V unless specified otherwise.
$t_{\phi 2}$	ϕ_2 Pulse Width	236				
t_{D1}	Delay ϕ_1 to ϕ_2	0				
t_{D2}	Delay ϕ_2 to ϕ_1	95				
t_{D3}	Delay ϕ_1 to ϕ_2 Leading Edges	109		129		
t_r	Output Rise Time			20		
t_f	Output Fall Time			20		
t_{DSS}	ϕ_2 to STSTB Delay	296		326		
$t_{D\phi 2}$	ϕ_2 to ϕ_2 (TTL) Delay	-5		+15		
t_{PW}	Status Strobe Pulse Width	40				
t_{DRS}	RDYIN Setup Time to STSTB	-167				
t_{DRH}	RDYIN Hold Time after STSTB	217				
t_{DR}	READY or RESET to ϕ_2 Delay	192				
f_{MAX}	Oscillator Frequency			18.432	MHz	

A.C. TESTING, INPUT, OUTPUT WAVEFORM




A.C. Testing: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0" (unless otherwise noted).

A.C. TESTING LOAD CIRCUIT



C_L Includes Jig Capacitance

WAVEFORMS



VOLTAGE MEASUREMENT POINTS: ϕ_1, ϕ_2 Logic "0" = 1.0V, Logic "1" = 8.0V. All other signals measured at 1.5V.

CLOCK HIGH AND LOW TIME (USING X1, X2)

