

# Z-80<sup>®</sup> SIO Serial Input/Output Controller



## Product Specification

February 1980

### Features

- Two independent full-duplex channels, with separate control and status lines for modems or other devices.
- Data rates of 0 to 500K bits/second in the x1 clock mode with a 2.5 MHz clock (Z-80 SIO), or 0 to 800K bits/second with a 4.0 MHz clock (Z-80A SIO).
- Asynchronous protocols: everything necessary for complete messages in 5, 6, 7 or 8 bits/character. Includes variable stop bits and several clock-rate multipliers; break generation and detection; parity; overrun and framing error detection.
- Synchronous protocols: everything necessary for complete bit- or byte-oriented messages in 5, 6, 7 or 8 bits/character, including IBM Bisync, SDLC, HDLC, CCITT-X.25 and others. Automatic CRC generation/checking, sync character and zero insertion/deletion, abort generation/detection and flag insertion.
- Receiver data registers quadruply buffered, transmitter registers doubly buffered.
- Highly sophisticated and flexible daisy-chain interrupt vectoring for interrupts without external logic.

### General Description

The Z-80 SIO Serial Input/Output Controller is a dual-channel data communication interface with extraordinary versatility and capability. Its basic functions as a serial-to-parallel, parallel-to-serial converter/controller can be programmed by a CPU for a broad range of serial communication applications.

The device supports all common asynchronous and synchronous protocols, byte- or

bit-oriented, and performs all of the functions traditionally done by UARTs, USARTs and synchronous communication controllers combined, plus additional functions traditionally performed by the CPU. Moreover, it does this on two fully-independent channels, with an exceptionally sophisticated interrupt structure that allows very fast transfers.

Full interfacing is provided for CPU or DMA




Figure 1. Z-80 SIO/0 Pin Functions




Figure 2. Z-80 SIO/0 Pin Assignments

**General Description**  
(Continued)

control. In addition to data communication, the circuit can handle virtually all types of serial I/O with fast (or slow) peripheral devices. While designed primarily as a member of the Z-80 family, its versatility makes it well suited to many other CPUs.

**Pin Description**

Figures 1 through 6 illustrate the three pin configurations (bonding options) available in the SIO. The constraints of a 40-pin package make it impossible to bring out the Receive Clock ( $\overline{RxC}$ ), Transmit Clock ( $\overline{TxC}$ ), Data Terminal Ready ( $\overline{DTR}$ ) and Sync ( $\overline{SYNC}$ ) signals for both channels. Therefore, either Channel B lacks a signal or two signals are bonded together in the three bonding options offered:

- Z-80 SIO/2 lacks  $\overline{SYNCB}$
- Z-80 SIO/1 lacks  $\overline{DTRB}$
- Z-80 SIO/0 has all four signals, but  $\overline{TxCB}$  and  $\overline{RxCB}$  are bonded together

The first bonding option above (SIO/2) is the preferred version for most applications. The pin descriptions are as follows:

**B/ $\overline{A}$ .** Channel A Or B Select (input, High selects Channel B). This input defines which channel is accessed during a data transfer between the CPU and the SIO. Address bit  $A_0$  from the CPU is often used for the selection function.

**C/ $\overline{D}$ .** Control Or Data Select (input, High selects Control). This input defines the type of information transfer performed between the CPU and the SIO. A High at this input during a CPU write to the SIO causes the information on the data bus to be interpreted as a command for the channel selected by B/ $\overline{A}$ . A Low at C/ $\overline{D}$  means that the information on the data bus is data. Address bit  $A_1$  is often used for this function.

The Z-80 SIO is an n-channel silicon-gate depletion-load device packaged in a 40-pin plastic or ceramic DIP. It uses a single +5 V power supply and the standard Z-80 family single-phase clock.

**$\overline{CE}$ .** Chip Enable (Input, active Low). A Low level at this input enables the SIO to accept command or data input from the CPU during a write cycle, or to transmit data to the CPU during a read cycle.

**CLK.** System Clock (input). The SIO uses the standard Z-80 System Clock to synchronize internal signals. This is a single-phase clock.

**$\overline{CTS_A}$ ,  $\overline{CTS_B}$ .** Clear To Send (inputs, active Low). When programmed as Auto Enables, a Low on these inputs enables the respective transmitter. If not programmed as Auto Enables, these inputs may be programmed as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these inputs and interrupts the CPU on both logic level transitions. The Schmitt-trigger buffering does not guarantee a specified noise-level margin.

**$D_0$ - $D_7$ .** System Data Bus (bidirectional, 3-state). The system data bus transfers data and commands between the CPU and the Z-80 SIO.  $D_0$  is the least significant bit.

**$\overline{DCDA}$ ,  $\overline{DCDB}$ .** Data Carrier Detect (inputs, active Low). These pins function as receiver enables if the SIO is programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow-risetime signals. The SIO detects pulses on these pins and interrupts the CPU on both logic level transitions. Schmitt-trigger buffer-




Figure 3. Z-80 SIO/1 Pin Functions




Figure 4. Z-80 SIO/1 Pin Assignments

**Pin Description**  
(Continued)

ing does not guarantee a specific noise-level margin.

**DTR $\bar{A}$ , DTR $\bar{B}$ .** *Data Terminal Ready* (outputs, active Low). These outputs follow the state programmed into Z-80 SIO. They can also be programmed as general-purpose outputs.

In the Z-80 SIO/1 bonding option,  $\overline{DTRB}$  is omitted.

**IEI.** *Interrupt Enable In* (input, active High). This signal is used with IEO to form a priority daisy chain when there is more than one interrupt-driven device. A High on this line indicates that no other device of higher priority is being serviced by a CPU interrupt service routine.

**IEO.** *Interrupt Enable Out* (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from this SIO. Thus, this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

**$\overline{INT}$ .** *Interrupt Request* (output, open drain, active Low). When the SIO is requesting an interrupt, it pulls  $\overline{INT}$  Low.

**$\overline{IORQ}$ .** *Input/Output Request* (input from CPU, active Low).  $\overline{IORQ}$  is used in conjunction with  $B/\bar{A}$ ,  $C/\bar{D}$ ,  $\overline{CE}$  and  $\overline{RD}$  to transfer commands and data between the CPU and the SIO. When  $\overline{CE}$ ,  $\overline{RD}$  and  $\overline{IORQ}$  are all active, the channel selected by  $B/\bar{A}$  transfers data to the CPU (a read operation). When  $\overline{CE}$  and  $\overline{IORQ}$  are active, but  $\overline{RD}$  is inactive, the channel selected by  $B/\bar{A}$  is written to by the CPU with either data or control information as specified by  $C/\bar{D}$ . As mentioned previously, if  $\overline{IORQ}$  and

$\overline{MI}$  are active simultaneously, the CPU is acknowledging an interrupt and the SIO automatically places its interrupt vector on the CPU data bus if it is the highest priority device requesting an interrupt.

**$\overline{MI}$ .** *Machine Cycle* (input from Z-80 CPU, active Low). When  $\overline{MI}$  is active and  $\overline{RD}$  is also active, the Z-80 CPU is fetching an instruction from memory; when  $\overline{MI}$  is active while  $\overline{IORQ}$  is active, the SIO accepts  $\overline{MI}$  and  $\overline{IORQ}$  as an interrupt acknowledge if the SIO is the highest priority device that has interrupted the Z-80 CPU.

**RxCA, RxCB.** *Receiver Clocks* (inputs). Receive data is sampled on the rising edge of Rx $\bar{C}$ . The Receive Clocks may be 1, 16, 32 or 64 times the data rate in asynchronous modes. These clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation. Both inputs are Schmitt-trigger buffered (no noise level margin is specified).

In the Z-80 SIO/0 bonding option,  $\overline{RxCB}$  is bonded together with  $\overline{TxCB}$ .

**$\overline{RD}$ .** *Read Cycle Status* (input from CPU, active Low). If  $\overline{RD}$  is active, a memory or I/O read operation is in progress.  $\overline{RD}$  is used with  $B/\bar{A}$ ,  $\overline{CE}$  and  $\overline{IORQ}$  to transfer data from the SIO to the CPU.

**RxDA, RxDB.** *Receive Data* (inputs, active High). Serial data at TTL levels.

**RESET.** *Reset* (input, active Low). A Low RESET disables both receivers and transmitters, forces TxDA and TxDB marking, forces the modem controls High and disables all interrupts. The control registers must be




Figure 5. Z-80 SIO/2 Pin Functions




Figure 6. Z-80 SIO/2 Pin Assignments

**Pin Description**  
(Continued)

rewritten after the SIO is reset and before data is transmitted or received.

**$\overline{RTSA}$ ,  $\overline{RTSB}$ .** *Request To Send* (outputs, active Low). When the RTS bit in Write Register 5 (Figure 14) is set, the  $\overline{RTS}$  output goes Low. When the RTS bit is reset in the Asynchronous mode, the output goes High after the transmitter is empty. In Synchronous modes, the  $\overline{RTS}$  pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

**$\overline{SYNCA}$ ,  $\overline{SYNCB}$ .** *Synchronization* (inputs/outputs, active Low). These pins can act either as inputs or outputs. In the asynchronous receive mode, they are inputs similar to  $\overline{CTS}$  and  $\overline{DCD}$ . In this mode, the transitions on these lines affect the state of the Sync/Hunt status bits in Read Register 0 (Figure 13), but have no other function. In the External Sync mode, these lines also act as inputs. When external synchronization is achieved,  $\overline{SYNC}$  must be driven Low on the second rising edge of  $\overline{RxC}$  after that rising edge of  $\overline{RxC}$  on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the  $\overline{SYNC}$  input. Once  $\overline{SYNC}$  is forced Low, it should be kept Low until the CPU informs the external synchronization detect logic that synchronization has been lost or a new message is about to start. Character assembly begins on the rising edge of  $\overline{RxC}$  that immediately precedes the falling edge of  $\overline{SYNC}$  in the External Sync mode.

In the internal synchronization mode (Monosync and Bisync), these pins act as outputs that are active during the part of the receive clock ( $\overline{RxC}$ ) cycle in which sync characters are recognized. The sync condition is not latched, so these outputs are active each time a sync pattern is recognized, regardless of character boundaries.

In the Z-80 SIO/2 bonding option,  $\overline{SYNCB}$  is omitted.

**$\overline{TxCA}$ ,  $\overline{TxCB}$ .** *Transmitter Clocks* (inputs).  $\overline{TxD}$  changes from the falling edge of  $\overline{TxC}$ . In asynchronous modes, the Transmitter Clocks may be 1, 16, 32 or 64 times the data rate; however, the clock multiplier for the transmitter and the receiver must be the same. The Transmit Clock inputs are Schmitt-trigger buffered for relaxed rise- and fall-time requirements (no noise level margin is specified). Transmitter Clocks may be driven by the Z-80 CTC Counter Timer Circuit for programmable baud rate generation.

In the Z-80 SIO/0 bonding option,  $\overline{TxCB}$  is bonded together with  $\overline{RxCB}$ .

**$\overline{TxDA}$ ,  $\overline{TxDB}$ .** *Transmit Data* (outputs, active High). Serial data at TTL levels.

**$\overline{W/RDYA}$ ,  $\overline{W/RDTB}$ .** *Wait/Ready A*, *Wait/Ready B* (outputs, open drain, when programmed for Wait function; driven High and Low when programmed for Ready function). These dual-purpose outputs may be programmed as Ready lines for a DMA controller or as Wait lines that synchronize the CPU to the SIO data rate. The reset state is open drain.




Figure 7. Block Diagram

## Functional Description

The functional capabilities of the Z-80 SIO can be described from two different points of view: as a data communications device, it transmits and receives serial data in a wide variety of data-communication protocols; as a Z-80 family peripheral, it interacts with the Z-80 CPU and other peripheral circuits, sharing the data, address and control buses, as well as being a part of the Z-80 interrupt structure. As a peripheral to other microprocessors,

the SIO offers valuable features such as non-vectored interrupts, polling and simple handshake capability.

Figure 8 illustrates the conventional devices that the SIO replaces.

The first part of the following discussion covers SIO data-communication capabilities; the second part describes interactions between the CPU and the SIO.




Figure 8. Conventional Devices Replaced by the Z-80 SIO

## Data Communication Capabilities

The SIO provides two independent full-duplex channels that can be programmed for use in any common asynchronous or synchronous data-communication protocol. Figure 9 illustrates some of these protocols. The following is a short description of them. A more detailed explanation of these modes can be found in the *Z-80 SIO Technical Manual*.

**Asynchronous Modes.** Transmission and reception can be done independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB in Figure 5). If the Low does not persist—as in the case of a transient—the character assembly process is not started.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occurred. Vectored

interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids interpreting a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit is begun.

The SIO does not require symmetric transmit and receive clock signals—a feature that allows it to be used with a Z-80 CTC or many other clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32 or 1/64 of the clock rate supplied to the receive and transmit clock inputs.

In asynchronous modes, the  $\overline{\text{SYNC}}$  pin may be programmed as an input that can be used for functions such as monitoring a ring indicator.

**Synchronous Modes.** The SIO supports both byte-oriented and bit-oriented synchronous communication.

Synchronous byte-oriented protocols can be handled in several modes that allow character synchronization with an 8-bit sync character (Monosync), any 16-bit sync pattern (Bisync), or with an external sync signal. Leading sync

**Data  
Communi-  
cation  
Capabilities**  
(Continued)

characters can be removed without interrupting the CPU.

Five-, six- or seven-bit sync characters are detected with 8- or 16-bit patterns in the SIO by overlapping the larger pattern across multiple in-coming sync characters, as shown in Figure 10.

CRC checking for synchronous byte-oriented modes is delayed by one character time so the CPU may disable CRC checking on specific characters. This permits implementation of protocols such as IBM Bisync.

Both CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) and CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) error checking polynomials are supported. In all non-SDLC modes, the CRC generator is initialized to 0's; in SDLC modes, it is initialized to 1's. The SIO can be used for interfacing to peripherals such as hard-sectored floppy disk, but it cannot generate or check CRC for IBM-compatible soft-sectored disks. The SIO also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows very high-speed transmissions under DMA control with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 8- or 16-bit sync characters regardless of the programmed character length.

The SIO supports synchronous bit-oriented protocols such as SDLC and HDLC by performing automatic flag sending, zero insertion and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message the SIO automatically transmits the CRC and trailing flag when the transmit buffer becomes empty. If a transmit

underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort may be issued. One to eight bits per character can be sent, which allows reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically synchronizes on the leading flag of a frame in SDLC or HDLC, and provides a synchronization signal on the SYNC pin; an interrupt can also be programmed. The receiver can be programmed to search for frames addressed by a single byte to only a specified user-selected address or to a global broadcast address. In this mode, frames that do not match either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For transmitting data, an interrupt on the first received character or on every character can be selected. The receiver automatically deletes all zeroes inserted by the transmitter during character assembly. It also calculates and automatically checks the CRC to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers.

The SIO can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SIO can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SIO then issues an end-of-frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received.




Figure 9. Some Z-80 SIO Protocols




Figure 10.

## I/O Interface Capabilities

The SIO offers the choice of polling, interrupt (vectored or non-vectored) and block-transfer modes to transfer data, status and control information to and from the CPU. The block-transfer mode can also be implemented under DMA control.

**Polling.** Two status registers are updated at appropriate times for each function being performed (for example, CRC error-status valid at the end of a message). When the CPU is operated in a polling fashion, one of the SIO's two status registers is used to indicate whether the SIO has some data or needs some data. Depending on the contents of this register, the CPU will either write data, read data, or just go on. Two bits in the register indicate that a data transfer is needed. In addition, error and other conditions are indicated. The second status register (special receive conditions) does not have to be read in a polling sequence, until a character has been received. All interrupt modes are disabled when operating the device in a polled environment.

**Interrupts.** The SIO has an elaborate interrupt scheme to provide fast interrupt service in real-time applications. A control register and a status register in Channel B contain the interrupt vector. When programmed to do so, the SIO can modify three bits of the interrupt vector in the status register so that it points directly to one of eight interrupt service routines in memory, thereby servicing conditions in both channels and eliminating most of the needs for a status-analysis routine.

Transmit interrupts, receive interrupts and external/status interrupts are the main sources of interrupts. Each interrupt source is enabled under program control, with Channel A having a higher priority than Channel B, and with receive, transmit and external/status interrupts prioritized in that order within each channel. When the transmit interrupt is enabled, the

CPU is interrupted by the transmit buffer becoming empty. (This implies that the transmitter must have had a data character written into it so it can become empty.) The receiver can interrupt the CPU in one of two ways:

- Interrupt on first received character
- Interrupt on all received characters

Interrupt-on-first-received-character is typically used with the block-transfer mode. Interrupt-on-all-received-characters has the option of modifying the interrupt vector in the event of a parity error. Both of these interrupt modes will also interrupt under special receive conditions on a character or message basis (end-of-frame interrupt in SDLC, for example). This means that the special-receive condition can cause an interrupt only if the interrupt-on-first-received-character or interrupt-on-all-received-characters mode is selected. In interrupt-on-first-received-character, an interrupt can occur from special-receive conditions (except parity error) after the first-received-character interrupt (example: receive-overflow interrupt).

The main function of the external/status interrupt is to monitor the signal transitions of the Clear To Send ( $\overline{CTS}$ ), Data Carrier Detect ( $\overline{DCD}$ ) and Synchronization ( $\overline{SYNC}$ ) pins (Figures 1 through 6). In addition, an external/status interrupt is also caused by a CRC-sending condition or by the detection of a break sequence (asynchronous mode) or abort sequence (SDLC mode) in the data stream. The interrupt caused by the break/abort sequence allows the SIO to interrupt when the break/abort sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the break/abort condition in external logic.

## I/O Interface Capabilities

(Continued)

In a Z-80 CPU environment (Figure 11), SIO interrupt vectoring is "automatic": the SIO passes its internally-modifiable 8-bit interrupt vector to the CPU, which adds an additional 8 bits from its interrupt-vector (I) register to form the memory address of the interrupt-routine table. This table contains the address of the beginning of the interrupt routine itself. The process entails an indirect transfer of CPU control to the interrupt routine, so that the next instruction executed after an interrupt acknowledge by the CPU is the first instruction of the interrupt routine itself.

**CPU/DMA Block Transfer.** The SIO's block-transfer mode accommodates both CPU block transfers and DMA controllers (Z-80 DMA or other designs). The block-transfer mode uses the Wait/Ready output signal, which is selected with three bits in an internal control register. The Wait/Ready output signal can be programmed as a WAIT line in the CPU block-transfer mode or as a READY line in the DMA block-transfer mode.

To a DMA controller, the SIO READY output indicates that the SIO is ready to transfer data to or from memory. To the CPU, the WAIT output indicates that the SIO is not ready to transfer data, thereby requesting the CPU to extend the I/O cycle.




Figure 11. Typical Z-80 Environment

## Internal Structure

The internal structure of the device includes a Z-80 CPU interface, internal control and interrupt logic, and two full-duplex channels. Each channel contains its own set of control and status (write and read) registers, and control and status logic that provides the interface to modems or other external devices.

The registers for each channel are designated as follows:

- WR0-WR7 — Write Registers 0 through 7
- RR0-RR2 — Read Registers 0 through 2

The register group includes five 8-bit control registers, two sync-character registers and two status registers. The interrupt vector is written into an additional 8-bit register (Write Register 2) in Channel B that may be read through another 8-bit register (Read Register 2) in Channel B. The bit assignment and functional grouping of each register is configured to simplify and organize the programming process. Table 1 lists the functions assigned to each read or write register.

### Read Register Functions

- RR0 Transmit/Receive buffer status, interrupt status and external status
- RR1 Special Receive Condition status
- RR2 Modified interrupt vector (Channel B only)

### Write Register Functions

- WR0 Register pointers, CRC initialize, initialization commands for the various modes, etc.
- WR1 Transmit/Receive interrupt and data transfer mode definition.
- WR2 Interrupt vector (Channel B only)
- WR3 Receive parameters and control
- WR4 Transmit/Receive miscellaneous parameters and modes
- WR5 Transmit parameters and controls
- WR6 Sync character or SDLC address field
- WR7 Sync character or SDLC flag



**Internal Structure**  
(Continued)

The logic for both channels provides formats, synchronization and validation for data transferred to and from the channel interface. The modem control inputs, Clear To Send (CTS) and Data Carrier Detect (DCD), are monitored by the external control and status logic under program control. All external control-and-status-logic signals are general-purpose in nature and can be used for functions other than modem control.

**Data Path.** The transmit and receive data path illustrated for Channel A in Figure 12 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the

CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode and—in asynchronous modes—the character length.

The transmitter has an 8-bit transmit data buffer register that is loaded from the internal data bus, and a 20-bit transmit shift register that can be loaded from the sync-character buffers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).




Figure 12. Transmit and Receive Data Path (Channel A)

**Programming** The system program first issues a series of commands that initialize the basic mode of operation and then other commands that qualify conditions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first; then the interrupt mode; and finally, receiver or transmitter enable.

Both channels contain registers that must be programmed via the system program prior to operation. The channel-select input ( $B/\bar{A}$ ) and the control/data input ( $C/\bar{D}$ ) are the command-structure addressing controls, and are normally controlled by the CPU address bus. Figures 15 and 16 illustrate the timing relationships for programming the write registers and transferring data and status.

**Read Registers.** The SIO contains three read registers for Channel B and two read registers for Channel A (RR0-RR2 in Figure 13) that can be read to obtain the status information; RR2 contains the internally-modifiable interrupt vector and is only in the Channel B register set. The status information includes error conditions, interrupt vector and standard communications-interface signals.


To read the contents of a selected read register other than RR0, the system program must first write the pointer byte to WR0 in exactly the same way as a write register operation. Then, by executing a read instruction, the contents of the addressed read register can be read by the CPU.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring. For example, when the interrupt vector indicates that a Special Receive Condition interrupt has occurred, all the appropriate error bits can be read from a single register (RR1).


**Write Registers.** The SIO contains eight write registers for Channel B and seven write registers for Channel A (WR0-WR7 in Figure 14) that are programmed separately to configure the functional personality of the channels; WR2 contains the interrupt vector for both channels and is only in the Channel B register set. With the exception of WR0, programming the write registers requires two bytes. The first byte is to WR0 and contains three bits ( $D_0$ - $D_2$ ) that point to the selected register; the second byte is the actual control word that is written into the register to configure the SIO.

WR0 is a special case in that all of the basic commands can be written to it with a single byte. Reset (internal or external) initializes the pointer bits  $D_0$ - $D_2$  to point to WR0. This implies that a channel reset must not be combined with the pointing to any register.

**READ REGISTER 0**




**READ REGISTER 1†**



†Used With Special Receive Condition Mode


**READ REGISTER 2**




**Figure 13. Read Register Bit Functions**

# Programming (Continued)


## WRITE REGISTER 0




## WRITE REGISTER 4




## WRITE REGISTER 1




## WRITE REGISTER 5



## WRITE REGISTER 2 (CHANNEL B ONLY)




## WRITE REGISTER 6




\*Also SDLC Address Field

## WRITE REGISTER 3



## WRITE REGISTER 7



\*For SDLC It Must Be Programmed to "01111110" For Flag Recognition

Figure 14. Write Register Bit Functions

## Timing

The SIO must have the same clock as the CPU (same phase and frequency relationship, not necessarily the same driver).

**Read Cycle.** The timing signals generated by a Z-80 CPU input instruction to read a data or status byte from the SIO are illustrated in Figure 15.

**Write Cycle.** Figure 16 illustrates the timing and data signals generated by a Z-80 CPU output instruction to write a data or control byte into the SIO.

**Interrupt-Acknowledge Cycle.** After receiving an interrupt-request signal from an SIO ( $\overline{INT}$  pulled Low), the Z-80 CPU sends an interrupt-acknowledge sequence ( $\overline{MI}$  Low, and  $\overline{IORQ}$  Low a few cycles later) as in Figure 17.

The SIO contains an internal daisy-chained interrupt structure for prioritizing nested interrupts for the various functions of its two channels, and this structure can be used within an external user-defined daisy chain that prioritizes several peripheral circuits.

The IEI of the highest-priority device is terminated High. A device that has an interrupt pending or under service forces its IEO Low. For devices with no interrupt pending or under service,  $IEO = IEI$ .

To insure stable conditions in the daisy chain, all interrupt status signals are prevented from changing while  $\overline{MI}$  is Low. When  $\overline{IORQ}$  is Low, the highest priority interrupt requestor (the one with IEI High) places its interrupt vector on the data bus and sets its

internal interrupt-under-service latch.

**Return From Interrupt Cycle.** Figure 18 illustrates the return from interrupt cycle. Normally, the Z-80 CPU issues a RETI (Return From Interrupt) instruction at the end of an interrupt service routine. RETI is a 2-byte opcode (ED-4D) that resets the interrupt-under-service latch in the SIO to terminate the interrupt that has just been processed. This is accomplished by manipulating the daisy chain in the following way.

The normal daisy-chain operation can be used to detect a pending interrupt; however, it cannot distinguish between an interrupt under service and a pending unacknowledged interrupt of a higher priority. Whenever "ED" is decoded, the daisy chain is modified by forcing High the IEO of any interrupt that has not yet been acknowledged. Thus the daisy chain identifies the device presently under service as the only one with an IEI High and an IEO Low. If the next opcode byte is "4D," the interrupt-under-service latch is reset.

The ripple time of the interrupt daisy chain (both the High-to-Low and the Low-to-High transitions) limits the number of devices that can be placed in the daisy chain. Ripple time can be improved with carry-look-ahead, or by extending the interrupt-acknowledge cycle. For further information about techniques for increasing the number of daisy-chained devices, refer to the *Z-80 CPU Product Specification*.




Figure 15. Read Cycle




Figure 16. Write Cycle




Figure 17. Interrupt Acknowledge Cycle




Figure 18. Return from Interrupt Cycle

### Absolute Maximum Ratings

Voltages on all inputs and outputs with respect to GND . . . . . -0.3 V to +7.0 V  
 Operating Ambient Temperature . . . . . As Specified in Ordering Information  
 Storage Temperature . . . . . -65°C to +150°C


Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:

- $+4.75\text{ V} \leq V_{CC} \leq +5.25\text{ V}$
- $GND = 0\text{ V}$
- $T_A$  as specified in Ordering Information

All ac parameters assume a load capacitance of 100 pF max. Timing references between two



output signals assume a load difference of 50 pF max.

### DC Characteristics

Symbol	Parameter	Min	Max	Unit	Test Condition
$V_{ILC}$	Clock Input Low Voltage	-0.3	+0.45	V	
$V_{IHC}$	Clock Input High Voltage	$V_{CC}-0.6$	+5.5	V	
$V_{IL}$	Input Low Voltage	-0.3	+0.8	V	
$V_{IH}$	Input High Voltage	+2.0	+5.5	V	
$V_{OL}$	Output Low Voltage		+0.4	V	$I_{OL} = 2.0\text{ mA}$
$V_{OH}$	Output High Voltage	+2.4		V	$I_{OH} = -250\text{ }\mu\text{A}$
$I_{LI}$	Input Leakage Current	-10	+10	$\mu\text{A}$	$0 < V_{IN} < V_{CC}$
$I_Z$	3-State Output/Data Bus Input Leakage Current	-10	+10	$\mu\text{A}$	$0 < V_{IN} < V_{CC}$
$I_{L(SY)}$	$\overline{\text{SYNC}}$ Pin Leakage Current	-40	+10	$\mu\text{A}$	$0 < V_{IN} < V_{CC}$
$I_{CC}$	Power Supply Current		100	mA	

Over specified temperature and voltage range.

### Capacitance


Symbol	Parameter	Min	Max	Unit	Test Condition
C	Clock Capacitance		40	pF	Unmeasured
$C_{IN}$	Input Capacitance		5	pF	pins returned
$C_{OUT}$	Output Capacitance		10	pF	to ground

Over specified temperature range;  $f = 1\text{ MHz}$

### Ordering Information


Part Number	Maximum Clock Rate	Temperature Range	Package
Z-80 SIO PS	2.5 MHz	0°C to 70°C	Plastic
Z-80 SIO CS	2.5 MHz	0°C to 70°C	Ceramic
Z-80 SIO CE	2.5 MHz	-40°C to 85°C	Ceramic
Z-80 SIO CM	2.5 MHz	-55°C to 125°C	Ceramic
Z-80A SIO PS	4.0 MHz	0°C to 70°C	Plastic
Z-80A SIO CS	4.0 MHz	0°C to 70°C	Ceramic
Z-80A SIO CE	4.0 MHz	-40°C to 85°C	Ceramic
Z-80A SIO CM	4.0 MHz	-55°C to 125°C	Ceramic

**AC  
Electrical  
Character-  
istics**



Number	Symbol	Parameter	Z-80 SIO		Z-80A SIO		Unit
			Min	Max	Min	Max	
1	T <sub>cC</sub>	Clock Cycle Time	400	4000	250	4000	ns
2	T <sub>wCh</sub>	Clock Width (High)	170	2000	105	2000	ns
3	T <sub>fC</sub>	Clock Fall Time		30		30	ns
4	T <sub>rC</sub>	Clock Rise Time		30		30	ns
5	T <sub>wCl</sub>	Clock Width (Low)	170	2000	105	2000	ns
6	T <sub>sAD(C)</sub>	$\overline{CE}$ , $C/\overline{D}$ , $B/\overline{A}$ to Clock ↑ Setup Time	160		145		ns
7	T <sub>sCS(C)</sub>	$\overline{IORQ}$ , $\overline{RD}$ to Clock ↑ Setup Time	240		115		ns
8	T <sub>dC(DO)</sub>	Clock ↑ to Data Out Delay		240		220	ns
9	T <sub>sDI(C)</sub>	Data In to Clock ↑ Setup (Write or $\overline{M1}$ Cycle)	50		50		ns
10	T <sub>dRD(DOz)</sub>	$\overline{RD}$ ↑ to Data Out Float Delay		230		110	ns
11	T <sub>dIO(DOI)</sub>	$\overline{IORQ}$ ↓ to Data Out Delay (INTA Cycle)		340		160	ns
12	T <sub>sM1(C)</sub>	$\overline{M1}$ to Clock ↑ Setup Time	210		90		ns
13	T <sub>sIEI(IO)</sub>	$IEI$ to $\overline{IORQ}$ ↓ Setup Time (INTA Cycle)	200		140		ns
14	T <sub>dM1(IEO)</sub>	$\overline{M1}$ ↓ to $IEO$ ↓ Delay (interrupt before $\overline{M1}$ )	300		190	ns	ns
15	T <sub>dIEI(IEOr)</sub>	$IEI$ ↑ to $IEO$ ↑ Delay (after ED decode)		150		100	ns
16	T <sub>dIEI(IEOf)</sub>	$IEI$ ↓ to $IEO$ ↓ Delay		150		100	ns
17	T <sub>dC(INT)</sub>	Clock ↑ to $\overline{INT}$ ↓ Delay		200		200	ns
18	T <sub>dIO(W/RWf)</sub>	$\overline{IORQ}$ ↓ or $\overline{CE}$ ↓ to $\overline{W/RDY}$ ↓ Delay (Wait Mode)		300		210	ns
19	T <sub>dC(W/RR)</sub>	Clock ↑ to $\overline{W/RDY}$ ↓ Delay (Ready Mode)		120		120	ns
20	T <sub>dC(W/RWz)</sub>	Clock ↓ to $\overline{W/RDY}$ Float Delay (Wait Mode)		150		130	ns
21	T <sub>h</sub>	Any unspecified Hold when Setup is specified	0		0		ns

**AC**  
**Electrical**  
**Character-**  
**istics**  
 (Continued)




Number	Symbol	Parameter	Z-80 SIO		Z-80A SIO		Unit
			Min	Max	Min	Max	
1	$T_{wPh}$	Pulse Width (High)	200		200		ns
2	$T_{wPl}$	Pulse Width (Low)	200		200		ns
3	$T_{cTxC}$	$\overline{TxC}$ Cycle Time	400	$\infty$	400	$\infty$	ns
4	$T_{wTxCl}$	$\overline{TxC}$ Width (Low)	180	$\infty$	180	$\infty$	ns
5	$T_{wTxCh}$	$\overline{TxC}$ Width (High)	180	$\infty$	180	$\infty$	ns
6	$T_{dTxC}(TxD)$	$\overline{TxC}$ ↓ to $TxD$ Delay (x1 Mode)		400		300	ns
7	$T_{dTxC}(W/RRf)$	$\overline{TxC}$ ↓ to $\overline{WIRDY}$ ↓ Delay (Ready Mode)	5	9	5	9	Clk Periods*
8	$T_{dTxC}(INT)$	$\overline{TxC}$ ↓ to $\overline{INT}$ ↓ Delay	5	9	5	9	Clk Periods*
9	$T_{cRxC}$	$\overline{RxC}$ Cycle Time	400	$\infty$	400	$\infty$	ns
10	$T_{wRxC1}$	$\overline{RxC}$ Width (Low)	180	$\infty$	180	$\infty$	ns
11	$T_{wRxC}$	$\overline{RxC}$ Width (High)	180	$\infty$	180	$\infty$	ns
12	$T_{sRxD}(RxC)$	$RxD$ to $\overline{RxC}$ ↑ Setup Time (x1 Mode)	0		0		ns
13	$T_{hRxD}(RxC)$	$\overline{RxC}$ ↑ to $RxD$ Hold time (x1 Mode)	140		140		ns
14	$T_{dRxC}(W/RRf)$	$\overline{RxC}$ ↑ to $\overline{WIRDY}$ ↓ Delay (Ready Mode)	10	13	10	13	Clk Periods*
15	$T_{dRxC}(INT)$	$\overline{RxC}$ ↑ to $\overline{INT}$ ↓ Delay	10	13	10	13	Clk Periods*
16	$T_{dTxC}(INT)$	$\overline{TxC}$ ↓ to $\overline{INT}$ ↓ Delay	5	9	5	9	Clk Periods*
17	$T_{dRxC}(SYNC)$	$\overline{RxC}$ ↑ to $\overline{SYNC}$ ↓ Delay (Output Modes)	4	7	4	7	Clk Periods*
18	$T_{sSYNC}(RxC)$	$\overline{SYNC}$ ↓ to $\overline{RxC}$ ↑ Setup (External Sync Modes)	-100		-100		ns


In all modes, the System Clock rate must be at least five times the maximum data rate.  
 $\overline{RESET}$  must be active a minimum of one complete Clock Cycle.

\*System Clock

**Package  
Information**



**40-Pin Plastic Package**



**40-Pin Ceramic Package**