

μPB8284A CLOCK GENERATOR AND DRIVER FOR 8086/8088 MICROPROCESSORS

Description

The μ PB8284 is a clock generator and driver for the 8086 and 8088 microprocessors. This bipolar driver provides the microprocessor with a reset signal and also provides properly synchronized READY timing. A TTL clock is also provided for peripheral devices.

Features

al


Ordering Information

Part Number	Package Type	Max Frequency of Operation		
μPB8284AD	18-Pin cerdip	25 MHz ÷ 3		

Pin Identification

No.	Symbol	Function
1	CSYNC	Clock synchronization
2	PCLK	Peripheral clock
3, 7	ĀĒN1, ĀĒN2	Address enable
4, 6	RDY1, RDY2	Bus ready
5	READY	Ready
8	CLK	Processor clock
9	GND	Ground
10	RESET	Reset
11	RES	Reset in
12	OSC	Oscillator output
13	F/C	Frequency crystal select
14	EFI	External frequency in
15	ASYNC	Asynchronous input
16, 17	X1, X2	Crystal in
18	V _{CC}	V _{CC}

Pin Configuration



Pin Functions

Clock Synchronization

An active high signal which allows multiple 8284s to be synchronized. When CYSNC is low, the internal counters count, and when high, the counters are reset. CYSNC should be grounded when the internal oscillator is used.

Peripheral Clock

A TTL level clock for use with peripheral devices. This clock is one-half the frequency of CLK.

Address Enable

This active low signal is used to qualify its respective RDY inputs. If there is only one bus to interface to, AEN inputs are to be grounded.

Bus Ready

This signal is sent to the 8284 from a peripheral device on the bus to indicate that data has been received or data is available to be read.

Ready

The READY signal to the microprocessor is synchronized by the RDY inputs to the processor CLK. READY is cleared after the guaranteed hold time to the processor has been met.

Processor Clock

This is the MOS level clock output of 33% duty cycle to drive the microprocessor and bipolar support devices (8288) connected to the processor. The frequency of CLK is one third of the crystal or EFI frequency.

Ground

Ground.

Reset

This is used to initialize the processor. Its input is derived from an RC connection to a Schmitt trigger input for power up operation.

Reset In

The Schmitt trigger input is used to determine the timing of RESET out via an RC circuit.

Oscillator Output

This TTL level clock is the output of the oscillator circuit running at the crystal frequency.

Frequency Crystal Select

 F/\overline{C} is a strapping option used to determine where CLK is generated. A high is for the EFI input, and a low is for the crystal.

External Frequency In

A square wave in at three times the CLK output. A TTL level clock to generate CLK.

Asynchronous Input

Ready Synchronization Select. ASYNC is an input which defines the synchronization mode of the READY logic. When ASYNC is low, two stages of READY synchronization are provided. When ASYNC is left open or HIGH, a single stage of READY synchronization is provided.


Crystal In

A crystal is connected to these inputs to generate the processor clock. The crystal frequency is three times the desired CLK output.

V_{CC} Supply Voltage

+5 V supply.

Block Diagram



Functional Description

The clock generator can provide the system clock from either a crystal or an external TTL source. There is an internal divide-by-three counter which receives its input from either the crystal or TTL source (EFI pin) depending on the state of the F/\bar{C} input strapping. There is also a clear input (C SYNC) which is used for

either inhibiting the clock, or synchronizing it with an external event (or perhaps another clock generator chip). Note that if the TTL input is used, the crystal oscillator section can still be used for an independent clock source, using the OSC output.

For driving the MOS output level, there is a 33% duty cycle MOS output (CLK) for the microprocessor, and a TTL output (PCLK) with a 50% duty cycle for use as a peripheral clock signal. This clock is at one-half of the processor clock speed.

Reset timing is provided by a Schmitt trigger input (RES) and a flip-flop to synchronize the reset timing to the falling edge of CLK. Power-on reset is provided by a simple RC circuit on the RES input.

Absolute Maximum Ratings

 $T_A = 25$ °C

Power supply voltage, V _{DD}	-0.5 V to +7 V
Input voltage, V _I	-1.0 V to +5.5 V
Output supply voltage, V ₀	-0.5 V to +7 V
Operating temperature, T _{OPT}	-0°C to +70°C
Storage temperature, T _{STG}	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_A = 0$ °C to +70 °C, $V_{CC} = +5 V \pm 10$ %

Parameter		Limits				Test
	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage low	V _{IL}			+0.8	٧	V _{CC} = 5.0 V
Input voltage high	V _{IH}	2			٧	V _{CC} = 5.0 V
Output voltage low	V _{0L}			+0.45	٧	$5 \text{ mA} = I_{OL}$
Output voltage high (CLK)	V _{OH}	4			V	-1mA=l _{OH}
(Other outputs)		2.4			٧	$-1 \text{mA} = I_{OH}$
Forward input current (ASYNC)	I _F			-1.3	mA	$V_F = 0.45 \text{ V}$
(Other inputs)				-0.5	mA	$V_F = 0.45 \text{ V}$
Reverse input current	IR			50	μΑ	$V_R = 5.25 V$
Input forward clamp voltage	V _C			-1.0	V	$I_C = -5 \text{ mA}$
Reset input high voltage	V _{IHR}	2.6			٧	$V_{CC} = 5.0 \text{ V}$
RES input hysteresis	V _{IHR} -	0.25			٧	V _{CC} =5.0 V
Power supply current	lcc			140	mA	

There are two READY inputs, each with its own qualifier (AEN1, AEN2). The unused AEN signal should be tied low.

The READY logic in the 8284A synchronizes the RDY1 and RDY2 asynchronous inputs to the processor clock to insure proper set up time, and to guarantee proper hold time before clearing the ready signal.

AC Characteristics

 $T_A = 0$ °C to +70 °C, $V_{CC} = 5 V \pm 10$ %

Parameter	Parameter		Limits				Test
External tener in ten		Symbol	Min	Тур	Max	Unit	Conditions
External	Timing Requirem	ents					
frequency time low Insection of the time low Insection of the time low Insection of the time low Insection of time low <td>frequency time</td> <td>tehel</td> <td>13</td> <td></td> <td></td> <td>ns</td> <td>90%-90% V_{IN}</td>	frequency time	tehel	13			ns	90%-90% V _{IN}
XTAL frequency	frequency time	[†] ELEH	13			ns	10%-10% V _{IN}
RDY1, RDY2	EFI period	telel	(5)			ns	(Note 1)
set-up to CLK RDY1, RDY2 t _{CLR1X} 0 ns hold to CLK AEN1, AEN2 t _{A1VR1V} 15 ns set-up to RDY1, RDY2 t _{CLA1X} 0 ns hold to CLK CSYNC set-up to t _{YHEH} 20 ns EFI CSYNC hold to t _{EHYL} 10 ns CSYNC width t _{YHYL} 2 t _{ELEL} ns RES set-up to t _{LIH} 65 ns (Note 2) RES hold to CLK t _{CLI1H} 20 ns (Note 2) RDY1, RDY2 t _{R1VCH} 35 ns ASYNC = Low RDY1, RDY2 t _{R1VCL} 35 ns ns nactive set-up to CLK ASYNC set-up to t _{AYVCL} 50 ns ASYNC hold to t _{CLAYX} 0 ns From 0.8 V to to the color of the color	XTAL frequency		12		25	MHz	
Note 2 Note 3 N		t _{R1VCL}	35			ns	
set-up to RDY1, RDY2 AEN1, AEN2 to LA1X 0 ns hold to CLK CSYNC set-up to tyHEH 20 ns EFI CSYNC hold to teHyL 10 ns EFI CSYNC width tyHYL 2 teLEL ns ns (Note 2) RES set-up to tlHCL 65 ns (Note 2) RES hold to CLK toLHH 20 ns (Note 2) RDY1, RDY2 trivor active set-up to CLK RDY1, RDY2 trivor active set-up to CLK RDY1, RDY2 trivor active set-up to CLK ASYNC set-up to tayvor 50 ns CLK ASYNC hold to to told to told to told to told to told told		†CLR1X	0			ns	
Note 2 Note 2 Note 2 Note 2 Note 2	set-up to RDY1,	t _{A1VR1V}	15			ns	
EFI CSYNC hold to EHYL 10 ns EFI CSYNC width tyHYL 2 telel ns RES set-up to CLK t1HCL 65 ns (Note 2) RES hold to CLK tCLI1H 20 ns (Note 2) RDY1, RDY2 tRIVCH 35 ns ASYNC = Low RDY1, RDY2 tRIVCL 35 ns inactive set-up to CLK 16 16 16 ASYNC set-up to to CLK 16 16 16 16 ASYNC hold to to CLK 16 16 16 16 16 16 ASYNC hold to CLK 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 </td <td></td> <td>†CLA1X</td> <td>0</td> <td></td> <td></td> <td>ns</td> <td></td>		†CLA1X	0			ns	
EFI CSYNC width t_{YHYL} $2t_{ELEL}$ ns RES set-up to t_{I1HCL} 65 ns (Note 2) CLK RES hold to CLK t_{CLI1H} 20 ns (Note 2) RDY1, RDY2 t_{RIVCH} 35 ns $\overline{ASYNC} = Low$ active set-up to CLK RDY1, RDY2 t_{RIVCL} 35 ns $\overline{ASYNC} = Low$ inactive set-up to CLK ASYNC set-up to t_{AYVCL} 50 ns t_{AYVCL		tyHEH	20			ns	
RES set-up to t CLK CLI1H 20 ns (Note 2)		t _{EHYL}	10			ns	
CLK RES hold to CLK t_{CLI1H} 20 ns (Note 2) RDY1, RDY2 t_{R1VCH} 35 ns $\overline{ASYNC} = Low$ active set-up to CLK RDY1, RDY2 t_{R1VCL} 35 ns inscrive set-up to CLK ASYNC set-up to t_{AYVCL} 50 ns t_{AYVCL} 50 clK ASYNC hold to t_{CLAYX} 0 ns t_{CLK} Input rise time t_{ILIH} 20 ns From 0.8 V to	CSYNC width	t _{YHYL}	2 t _{ELEL}			ns	
RDY1, RDY2		t _{I1HCL}	65			ns	(Note 2)
active set-up to CLK RDY1, RDY2	RES hold to CLK	t _{CLI1H}	20			ns	(Note 2)
inactive set-up to CLK ASYNC set-up to 1 _{AYVCL} 50 ns CLK ASYNC hold to 1 _{CLAYX} 0 ns CLK Input rise time 1 _{ILIH} 20 ns From 0.8 V to	active set-up to	t _{R1VCH}	35			ns	ASYNC = Low
CLK ASYNC hold to $t_{CLAYX} = 0$ ns CLK Input rise time $t_{ILIH} = 20$ ns From 0.8 V to	inactive set-up	[†] R1VCL	35			ns	
CLK Input rise time t _{ILIH} 20 ns From 0.8 V to		TAYVCL	50	****		ns	
TETT!		t _{CLAYX}	0			ns	
1	Input rise time	t _{ILIH}			20	ns	From 0.8 V to 2.0 V
input fall time t _{ILIL} 12 ns From 2.0 V to	Input fall time	t _{ILIL}			12	ns	From 2.0 V to 0.8 V

AC Characteristics (cont)

 $T_A = 0$ °C to +70 °C, $V_{CC} = 5 \text{ V} \pm 10$ %

		Limits				Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Timing Response	8					
CLK cycle period	t _{CLCL}	125			ns	
CLK time high	t _{CHCL}	(6)			ns	Figure 1 and figure 2
CLK time low	t _{CLCH}	(7)			ns	Figure 1 and figure 2
CLK rise and fall time	t _{CH1CH2} , t _{CL2CL1}			10	ns	1.0 V to 3.5 V
PCLK time high	tpHPL	(8)			ns	
PCLK time low	tpLPH	(8)			ns	
Ready inactive to CLK	trylcl	- 8			ns	Figure 3 and figure 4, (Note 4)
Ready active to CLK	t _{RYHCH}	(7)			ns	Figure 3 and figure 4, (Note 3)
CLK to reset delay	t _{CLIL}			40	ns	
CLK to PCLK high delay	t _{CLPH}			22	ns	
CLK to PCLK low delay	t _{CLPL}	-		22	ns	
OSC to CLK high delay	tolch	– 5		12	ns	
OSC to CLK low delay	^t olcl	2		22	ns	
Output rise time (except CLK)	t _{OLOH}			20	ns	From 0.8 V to 2.0 V
Output fall time (except CLK)	tohoL			12	ns	From 2.0 V to 0.8 V

Note:

- (1) $\delta = \text{EFI rise } (5 \text{ ns max}) + \text{EFI fall } (5 \text{ ns max}).$
- (2) Set-up and hold only necessary to guarantee recognition at next clock.
- (3) Applies only to T3 and TW states.
- (4) Applies only to T2 states.
- (5) tehet +telen +6
- (6) (1/3 t_{CLCL}) +2.0
- (7) (2/3 t_{CLCL}) -- 15.0
- (8) t_{CLCL} 20

AC Test Circuits

Figure 1. Clock High and Low Time





Figure 2. Clock High and Low Time






Figure 4. Ready to CLK Output




Figure 5. AC Load





Figure 6. Timing Measurement Points



Timing Waveform

