

Description

The μ PD7210 is an intelligent, general purpose interface bus (GPIB) controller designed to meet all of the functional requirements for talker, listener, and controller (TLC) as specified by IEEE Standard 488-1978. Connected between a processor bus and the GPIB, the controller provides high-level management of the GPIB to unburden the processor and to simplify both hardware and software design. The μ PD7210 is fully compatible with most processor architectures and requires only the addition of bus driver/receiver components to implement any type of GPIB.


Features

- □ All-functional interface capability meeting IEEE Standard 488-1978
 - -SH1 (source handshake)
 - -AH1 (acceptor handshake)
 - -L3 or LE3 (listener or extended listener)
 - -T5 or TE5 (talker or extended talker)
 - -SR1 (service request)
 - -RL1 (remote local)
 - —PP1 or PP2 (parallel poll, remote or local configuration)
 - -DC1 (device clear)
 - —DT1 (device trigger)
 - -C1-C5 (controller, all functions)
- ☐ Programmable data transfer rate
- ☐ 16 MPU accessible registers: 8 read and 8 write
- 2 address registers
 - —Detection of MTA, MLA, MSA (my talk/my listen/my secondary addresses)
 - —2 device addresses
- ☐ EOS message automatic detection
- □ Command (IEEE Standard 488-1978) automatic processing and undefined command read capability
- ☐ DMA capability
- ☐ Programmable bus transceiver I/O specification (works with T.I./Motorola/Intel)
- □ 1-MHz to 8-MHz clock range
- ☐ TTL-compatible
- □ NMOS
- ☐ +5 V single power supply
- 8080/85/86-compatible

Ordering Information

Part Number	Package Type	Max Frequency of Operation
μPD7210C	40-pin plastic DIP	8 MHz

Pin Configuration



Pin Identification

No. Symbol		Function				
1, 2, 5	T/R ₁ -T/R ₃	Transmit/receive control outputs				
3	CLK	Clock input				
4	RESET	Reset input				
6	DRQ	DMA request output				
7	DACK	DMA acknowledge input				
8	CS	Chip select input				
9	RD	Read input				
10	WR	Write input				
11	INT	Interrupt request output				
12-19	D ₀ -D ₇	Bidirectional data bus				
20	GND	Ground				
21-23	RS ₀ -RS ₂	Register select input				
24	ĪFC	Interface clear I/O				
25	REN	Remote enable I/O				
26	ĀTN	Attention control line I/O				
27	SRQ	Service request I/0				
28-35	DIO ₁ -DIO ₈	8-bit bidirectional data bus				
36	DAV	Data valid I/O				
37	NRFD	Ready for data I/O				
38	NDAC	Data accepted I/O				
39	E0I	End or identify I/O				
40	V _{CC}	+5 V power supply				

Pin Functions

T/R₁-T/R₃ [Transmit/Receive Control]

This is the input/output control signal for the GPIB transceivers. The values of TRM1 and TRM0 of the address mode register determine the functions of T/R_2 and T/R_3 .

CLK [Clock]

This 1-MHz to 8-MHz reference clock generates the state change prohibit times T_1 , T_6 , T_7 , and T_9 specified in IEEE Standard 488-1978.

RESET

When high, the RESET signal places the μ PD7210 in an idle state.

DRQ [DMA Request]

DRQ becomes low on input of the DMA acknowledge signal DACK.

DACK [DMA Acknowledge]

This signal connects the computer system data bus to the data register of the μ PD7210.

CS [Chip Select]

The chip select input enables access to the register selected by the read or write operation (RS₀-RS₂).

RD [Read]

The read input places the contents of the read register specified by RS_0 - RS_2 on the computer bus $(D_0$ - $D_7)$.

WR [Write]

This input writes data on D_0 - D_7 into the write register specified by RS_0 - RS_2 .

INT, INT [Interrupt Request]

This output is active high/low. It becomes active due to any one of 13 internal interrupt factors (unmasked). Its active state is software configurable, and it is active high on chip reset.

D₀-D₇ [Data Bus]

The 8-bit bidirectional data bus interfaces to the computer system.

GND [Ground]

This is the ground.

RS₀-RS₂ [Register Select]

These lines select one of eight read (write) registers during a read (write) operation.

IFC [Interface Clear]

This bidirectional control line is used for clearing the interface functions.

REN [Remote Enable]

This bidirectional control line is used to select remote or local control of the devices.

ATN [Attention]

This bidirectional control line indicates whether data on the $\overline{\text{DIO}}$ lines is an interface message or a device-dependent message.

SRQ [Service Request]

This bidirectional control line is used to request service from the controller.

DIO₁-DIO₈ [Data Input/Output]

This 8-bit bidirectional bus transfers messages on the GPIB.

DAV [Data Valid]

This handshake line indicates that data on the DIO line is valid.

NRFD [Ready for Data]

This handshake line indicates that the device is ready for data.

NDAC [Data Accepted]


This handshake line indicates the completion of message reception.

EOI [End or Identify]

This control line is used to indicate the end of a multiple byte transfer sequence or to execute parallel polling in conjunction with ATN.

V_{CC} [Power Supply]

+5 V power supply.



Absolute Maximum Ratings

 $T_A = +25\,^{\circ}C$

Supply voltage, V _{CC}	−0.5 to +7.0 V
Input voltage, V _I	-0.5 to +7.0 V
Output voltage, V ₀	−0.5 to +7.0 V
Operating temperature, T _{OPR}	0 to +70°C
Storage temperature, T _{STG}	-65 to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_{\mbox{\scriptsize A}}=0$ to +70 °C; $V_{\mbox{\scriptsize CC}}=5$ V $\pm 10\%$

			Limits	:		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage	V _{IL}	-0.5		+0.8	٧	
Input high voltage	V _{IH}	+2.0		V _{CC} +0.5	٧	
Low-level output voltage	V _{OL}			+0.45	٧	l _{OL} = 2 mA (4 mA: T/R ₁ pin)
High-level output voltage (except INT)	V _{OH1}	+2.4			٧	$I_{OH} = -400 \mu\text{A}$
High-level	V _{OH2}	+2.4			٧	$I_{OH} = -400 \ \mu A$
output voltage (INT)		+3.5				$I_{OH} = -50 \mu\text{A}$
Input leakage current	I _{IL}	-10		+10	μΑ	$V_{\text{I}} = 0 \text{ V to } V_{\text{CC}}$
Output leakage current	l _{OL}	-10		+10	μΑ	$V_0 = 0.45 \text{ V to}$ V_{CC}
Supply current	l _{CC}			+180	mΑ	

Capacitance

 $T_A = +25 \,^{\circ}C; V_{CC} = GND = 0 \,^{\circ}V$

 :		Limits				Test	
Parameter	Symbol	Min	Тур	Max	Unit		
Input capacitance	C _{IN}			10	рF	f = 1 MHz	
Output capacitance	C _{OUT}		· ·	15	pF	All pins except pin under test tied to ac ground.	
I/O capacitance	C _{1/0}			20	pF		

AC Characteristics

 $\rm T_A=0$ to +70 °C; $\rm V_{CC}=5~\rm V~\pm10\%$


Parameter Symbol Min Typ Max Unit Conditions EOI ↓ → DIO t_{EODI} t_{EODI} 250 ns PPSS → PPAS, ATN = true EOI ↓ → T/R₁ ↓ t_{EOT12} 200 ns PPAS → PPS, ATN = true EOI ↑ → T/R₁ ↓ t_{EOT12} 200 ns PPAS → PPS, ATN = true ATN ↓ → NDAC ↓ t_{ATN} 155 ns AIDS → ANRS, LIDS ATN ↓ → T/R₁ ↓ t_{ATT1} 155 ns TACS + SPAS → TADS, CIDS ATN ↓ → T/R₂ ↓ t_{ATT2} 200 ns TACS + SPAS → TADS, CIDS ATN ↓ → T/R₂ ↓ t_{ATT2} 200 ns ACRS → SPAS → TADS, CIDS DAV ↓ → NRFD ↓ t_{DVR0} 350 ns ACRS → ACDS → ACDS → ACDS → ACDS → ACDS → AWNS DAV ↓ → NDAC ↓ t_{DVND2} 350 ns ACRS → ACDS → AWNS → ANRS → ACRS LACS, DI register selected DAV ↓ → NRFD ↓ t_{DVND2} 350 ns AWNS → ANRS → ACRS LACS, DI register selected NDAC ↑ → NRFD ↓ t_{NDAC} t_{NDAC} 400 ns				Limits	<u> </u>		Test
		Symbol	Min	Тур	Max	Unit	
$\overline{EDi}\uparrow \rightarrow T/R_1\downarrow t_{EOT12} \qquad 200 ns PPAS \rightarrow PPSS, \\ ATN = false$ $\overline{ATN}\downarrow \rightarrow \overline{NDAC}\downarrow t_{ATND} \qquad 155 ns AIDS \rightarrow ANRS, \\ LIDS$ $\overline{ATN}\downarrow \rightarrow T/R_1\downarrow t_{ATT1} \qquad 155 ns TACS + SPAS \\ \rightarrow TADS, CIDS$ $\overline{ATN}\downarrow \rightarrow T/R_2\downarrow t_{ATT2} \qquad 200 ns TACS + SPAS \\ \rightarrow TADS, CIDS$ $\overline{DAV}\downarrow \rightarrow DRQ t_{DVRQ} \qquad 600 ns ACRS \rightarrow ACDS, LACS$ $\overline{DAV}\downarrow \rightarrow \overline{NRFD}\downarrow t_{DVNR1} \qquad 350 ns ACRS \rightarrow ACDS, LACS$ $\overline{DAV}\downarrow \rightarrow \overline{NDAC}\uparrow t_{DVND1} \qquad 650 ns ACRS \rightarrow ACDS$ $\overline{DAV}\downarrow \rightarrow \overline{NDAC}\uparrow t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS$ $\overline{DAV}\uparrow \rightarrow \overline{NDAC}\downarrow t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS$ $\overline{DAV}\uparrow \rightarrow \overline{NRFD}\uparrow t_{DVNR2} \qquad 350 ns AWNS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow t_{DNR2} \qquad 350 ns ANRS \rightarrow ACRS$ $\overline{NDAC}\uparrow \rightarrow \overline{DRV}\uparrow t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{NDAC}\uparrow \rightarrow \overline{DAV}\uparrow t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{WR}\uparrow \rightarrow \overline{DIO} \qquad t_{WDI} \qquad 250 ns SGNS \rightarrow SDYS, BO$ $\overline{register}$	EOI ↓ → DIO	t _{EODI}			250	пѕ	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ĒŌi↓ → T/R ₁ ↑	tEOT11	<u>-</u>		155	ns	
$\overline{ATN1} \rightarrow T/R_1 \downarrow t_{ATT1} \qquad 155 ns TACS + SPAS \\ \rightarrow TADS, CIDS \\ \overline{ATN1} \rightarrow T/R_2 \downarrow t_{ATT2} \qquad 200 ns TACS + SPAS \\ \rightarrow TADS, CIDS \\ \overline{DAV1} \rightarrow DRQ \qquad t_{DVRQ} \qquad 600 ns ACRS \rightarrow ACDS, LACS \\ \overline{DAV1} \rightarrow \overline{NRFD1} \qquad t_{DVNR1} \qquad 350 ns ACRS \rightarrow ACDS \\ \overline{DAV1} \rightarrow \overline{NDAC1} \qquad t_{DVND1} \qquad 650 ns ACRS \rightarrow ACDS \\ \overline{DAV1} \rightarrow \overline{NDAC1} \qquad t_{DVND2} \qquad 350 ns AWNS \rightarrow AWNS \\ \overline{DAV1} \rightarrow \overline{NDAC1} \qquad t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS \\ \overline{DAV1} \rightarrow \overline{NRFD1} \qquad t_{DVNR2} \qquad 350 ns AWNS \rightarrow ACRS \\ \overline{RD1} \rightarrow \overline{NRFD1} \qquad t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS \\ \overline{RD1} \rightarrow \overline{NRFD1} \qquad t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS \\ \overline{LACS}, DI \\ register \\ selected \\ \overline{NDAC1} \rightarrow \overline{DAV1} \qquad t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS \\ \overline{NDAC1} \rightarrow \overline{DAV1} \qquad t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS \rightarrow SDYS, BO \\ register \\ selected \\ \overline{NRFD1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ \overline{WR1} \rightarrow \overline{DAV1} \qquad t_{WDV} \qquad 350 ns SGNS \rightarrow SDYS \rightarrow STRS, \\ \overline{T}_1 = true \\ $	$\overline{\text{EOI}} \rightarrow \text{T/R}_1 \downarrow$	t _{EOT12}			200	ns	
$\overline{ATN}\downarrow \rightarrow T/R_2\downarrow \qquad t_{ATT2} \qquad 200 ns TACS + SPAS \\ \rightarrow TADS, CIDS$ $\overline{DAV}\downarrow \rightarrow DRQ \qquad t_{DVRQ} \qquad 600 ns ACRS \rightarrow ACDS, LACS$ $\overline{DAV}\downarrow \rightarrow \overline{NRFD}\downarrow \qquad t_{DVNR1} \qquad 350 ns ACRS \rightarrow ACDS$ $\overline{DAV}\downarrow \rightarrow \overline{NDAC}\uparrow \qquad t_{DVND1} \qquad 650 ns ACRS \rightarrow ACDS$ $\overline{DAV}\uparrow \rightarrow \overline{NDAC}\downarrow \qquad t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS$ $\overline{DAV}\uparrow \rightarrow \overline{NRFD}\uparrow \qquad t_{DVNR2} \qquad 350 ns AWNS \rightarrow ANRS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow \qquad t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow \qquad t_{NDRQ} \qquad 400 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{NDAC}\uparrow \rightarrow \overline{DAV}\uparrow \qquad t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS$ $\overline{NDAC}\uparrow \rightarrow \overline{DAV}\uparrow \qquad t_{NDDV} \qquad 350 ns STRS \rightarrow SUYS, BO$ $\overline{NRFD}\uparrow \rightarrow \overline{DAV}\downarrow \qquad t_{NRDV} \qquad 350 ns SGNS \rightarrow STRS, T_1 = true$ $\overline{NRFD}\uparrow \rightarrow \overline{DAV}\downarrow \qquad t_{NRDV} \qquad 350 ns SGNS \rightarrow STRS, BO$ $\overline{register}$ $\overline{selected}$ $\overline{NRFD}\uparrow \rightarrow \overline{DAV}\downarrow \qquad t_{NRDV} \qquad 350 ns SGNS \rightarrow STRS, BO$ $\overline{register}$ $\overline{selected}$ $\overline{NRFD}\uparrow \rightarrow \overline{DAV}\downarrow \qquad t_{NRDV} \qquad 350 ns SGNS \rightarrow STRS, BO$ $\overline{register}$ $\overline{selected}, RFD = true; N_F = tc = 8 MHz; T_1 (high speed)$	ATN↓ → NDAC↓	t _{ATND}			155	ns	
$\overline{DAV}\downarrow \rightarrow DRQ \qquad t_{DVRQ} \qquad 600 ns ACRS \rightarrow ACDS, LACS$ $\overline{DAV}\downarrow \rightarrow \overline{NRFD}\downarrow t_{DVNR1} \qquad 350 ns ACRS \rightarrow ACDS$ $\overline{DAV}\downarrow \rightarrow \overline{NDAC}\uparrow t_{DVND1} \qquad 650 ns ACRS \rightarrow ACDS$ $\rightarrow AWNS$ $\overline{DAV}\uparrow \rightarrow \overline{NDAC}\downarrow t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS$ $\overline{DAV}\uparrow \rightarrow \overline{NRFD}\uparrow t_{DVNR2} \qquad 350 ns AWNS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS$ $\overline{RD}\downarrow \rightarrow \overline{NRFD}\uparrow t_{NDRQ} \qquad 400 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{NDAC}\uparrow \rightarrow \overline{DAV}\uparrow t_{NDRQ} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{NDAC}\uparrow \rightarrow \overline{DAV}\uparrow t_{NDRQ} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS$ $\overline{WR}\uparrow \rightarrow \overline{DIQ} \qquad t_{NRDQ} \qquad 350 ns STRS \rightarrow SDYS, BO$ $\overline{RD}\downarrow \rightarrow \overline{DAV}\downarrow t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, T_1 = true$ $\overline{WR}\uparrow \rightarrow \overline{DAV}\downarrow t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad t_{NRDQ} \qquad 350 ns SDYS \rightarrow STRS, BO$ $\overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad T_{NRDQ} \rightarrow \overline{RD}\downarrow \rightarrow \overline{RD}\downarrow \qquad T_{NRDQ} \rightarrow \overline{RD}\downarrow \rightarrow RD$	$\overline{ATN}\downarrow \rightarrow T/R_1\downarrow$	t _{ATT1}		•	155	ns	
	$\overline{\text{ATN}}\downarrow \longrightarrow \text{T/R}_2\downarrow$	t _{ATT2}	<u> </u>		200	ns	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DAV↓ → DRQ	t _{DVRQ}			600	ns	
$\overline{DAV}^{\uparrow} \rightarrow \overline{NDAC}^{\downarrow} \qquad t_{DVND2} \qquad 350 ns AWNS \rightarrow ANRS$ $\overline{DAV}^{\uparrow} \rightarrow \overline{NRFD}^{\uparrow} \qquad t_{DVNR2} \qquad 350 ns AWNS \rightarrow ANRS \rightarrow ACRS$ $\overline{RD}^{\downarrow} \rightarrow \overline{NRFD}^{\uparrow} \qquad t_{RNR} \qquad 500 ns ANRS \rightarrow ACRS$ $LACS, DI$ $register$ $selected$ $\overline{NDAC}^{\uparrow} \rightarrow \overline{DRQ}^{\uparrow} \qquad t_{NDRQ} \qquad 400 ns STRS \rightarrow SWNS \rightarrow SGNS, TACS$ $\overline{NDAC}^{\uparrow} \rightarrow \overline{DAV}^{\uparrow} \qquad t_{NDDV} \qquad 350 ns STRS \rightarrow SWNS \rightarrow SGNS$ $\overline{WR}^{\uparrow} \rightarrow \overline{DIO} \qquad t_{WDI} \qquad 250 ns SGNS \rightarrow SDYS, BO$ $register$ $selected$ $\overline{NRFD}^{\uparrow} \rightarrow \overline{DAV}^{\downarrow} \qquad t_{NRDV} \qquad 350 ns SDYS \rightarrow STRS, T_1 = true$ $\overline{WR}^{\uparrow} \rightarrow \overline{DAV}^{\downarrow} \qquad t_{WDV} \qquad 830 + ns SGNS \rightarrow SDYS \rightarrow STRS; BO$ $register$ $selected; RFD = true; N_F = fc = 8 \text{ MHz}; T_1 \text{ (high speed)}$	$\overline{\text{DAV}} \downarrow \rightarrow \overline{\text{NRFD}} \downarrow$	t _{DVNR1}			350	ns	ACRS → ACDS
	DAV↓ → NDAC↑	t _{DVND1}			650	ns	
	DAV1 → NDAC↓	t _{DVND2}			350	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DAV1 → NRFD1	t _{DVNR2}			350	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RD↓ → NRFD↑	t _{RNR}			500	ns	LACS, DI register
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NDAC† → DRQ†	t _{NDRQ}			400	ns	SWNS →
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	NDAC† → DAV†	t _{NDDV}			350	ns	SWNS →
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	WR1 → DIO	t _{WDI}			250	ns	SDYS, BO register
t _{SYNC} → STRS; B0 register selected; RFD = true; N _F = fc = 8 MHz; T ₁ (high speed)	NRFD1 → DAV↓	t _{NRDV}		·	350	ns	$SDYS \longrightarrow STRS$, $T_1 = true$
TRIG pulse width t _{TRIG} 50 ns	WR↑ → DAV↓	^t wdv				ns	→ STRS; BO register selected; RFD = true; N _F = fc = 8 MHz; T ₁ (high
	TRIG pulse width	tTRIG	50			ns	

AC Characteristics (cont)


			Limit	s		Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Address setup	t _{AR}	85			ns	RS ₀ to RS ₂	
to RD		0		·	ns	CS	
Address hold from RD	t _{RA}	0			ns		
RD pulse width	t _{RR}	170			ns		
Data delay from address	t _{AD}			250	ns		
Data delay from RD↓	t _{RD}			150	ns		
Output float delay from RD†	t _{DF}	0		80	ns		
RD recovery time	t _{RV}	250			ns		
Address setup to WR	t _{AW}	0			ns		
Address hold from WR	t _{WA}	0			ns		
WR pulse width	t _{WW}	170			ns		
Data setup to WR	t _{DW}	150			ns		
Data hold from WR	twD	0			ns		
WR recovery time	t _{RV}	250			ns		
DRQ↓ delay from selected DACK	† _{AKRQ}			130	ns		
Data delay from DACK	t _{AKD}			200	ns		
DACK hold time from WR1	^t DH	200			ns		

Timing Waveforms


Test Waveform




DMA Read



DMA Write



CPU Write



History

The IEEE Standard 488 describes a "Standard Digital Interface for Programmable Instrumentation" which, since its introduction in 1975, has become the most popular means of interconnecting instruments and controllers in laboratory, automatic test, and even industrial applications. Refined over several years, the 488-1978 Standard, also known as the General Purpose Interface Bus (GPIB), is a highly sophisticated standard providing a high degree of flexibility to meet virtually all instrumentation requirements. The μ PD7210 implements all of the functions that are required to interface to the GPIB. While it is beyond the scope of this document to provide a complete explanation of the IEEE 488 Standard, a basic description follows:

The GPIB interconnects up to 15 devices over a common set of data control lines. Three types of devices are defined by the standard: talker, listener, and controller, although some devices may combine functions such as talker/listener or talker/controller.

Data on the GPIB is transferred in a bit-parallel, byte-serial fashion over eight data I/O lines (\overline{DIO}_1 - \overline{DIO}_8). A three-wire handshake is used to ensure synchronization of transmission and reception. In order to permit more than one device to receive data at the same time, these control lines are "open collector" so that the slowest device controls the data rate. A number of other control lines perform a variety of functions such as device addressing, interrupt generation, and so forth.

The μ PD7210 implements all functional aspects of talker, listener, and controller functions as defined by the 488-1978 Standard on a single chip.

General

The μ PD7210 is an intelligent controller designed to provide high-level protocol management of the GPIB, freeing the host processor for other tasks. Control of the μ PD7210 is accomplished via 16 internal registers. Data may be transferred either under program control or via DMA using the μ PD7210's DMA control facilities to further reduce processor overhead. The processor interface of the μ PD7210 is general in nature and may be readily interfaced to most processor lines.

In addition to providing all control and data lines necessary for a complete GPIB implementation, the μ PD7210 also provides a unique set of bus transceiver controls permitting a variety of transceiver configurations for maximum flexibility.

Internal Registers

The μ PD7210 has eight read registers (0R-7R) and eight write registers (0W-7W). The register number is selected via the RS₂, RS₁, and RS₀ lines; read or write is selected via WR, RD, and CS.

Register Addressing

				Addre	ssing		
Register		RS ₂	RS ₁	RSO	WR	RD	CS
Data-In	0R	0	0	0	1	0	0
Interrupt Status 1	1R	0	0	1	1	0	0
Interrupt Status 2	2R	0	1	0	1	0	0
Serial Poll Status	3R	0	1	1	1	0	0
Address Status	4R	1	0	0	1	0	0
Command Pass Through	5R	1	0	1	1	0	0
Address 0	6R	1	1	0	1	0	0
Address 1	7R	1	1	1	1	0	0
Byte Out	0W	0	0	0	0	1	0
Interrupt Mask 1	1W	0	0	1	0	1	0
Interrupt Mask 2	2W	0	1	0	0	1	0
Serial Poll Mode	3W	0	1	1	0	1	0
Address Mode	4W	1	0	0	0	1	0
Auxiliary Mode	5W	1	0	1	0	1	0
Address 0/1	6W	1	1	0	0	1	0
End of String	7W	1	1	1	0	1	0

Data Registers

Data-In (0R)

						-			
-	DI ₇	DI ₆	DI ₅	DI ₄	DI_3	Dl ₂	DI ₁	Dīο	
_	Byte-Out (0W)								
	BO ₇	BO ₆	BO ₅	BO ₄	воз	BO ₂	BO ₁	BO ₀	

The data registers are used for data and command transfers between the GPIB and the microcomputer system. The Data-In register holds data sent from the GPIB to the computer; the Byte-Out register holds information written into it for transfer to the GPIB.

Interrupt Registers

Interrupt Status 1 (1R)

CPT	APT	DET	END	DEC	ERR	DO	DI
Interrupt Status 2 (2R)							
INT	SRQI	LOK	REM	CO	LOKC	REMC	ADSC
Interrupt Mask 1 (1W)							
CPT	APT	DET	END	DEC	ERR	DO	DI

0 SRQI DMAO DMA	CO LC	OKC REMC ADSC
-----------------	-------	---------------

The interrupt registers are composed of interrupt status bits, interrupt mask bits, and some other noninterrupt related bits.

There are 13 factors that can generate an interrupt from the μ PD7210, each with its own status bit and mask bit.

The interrupt status bits are always set to 1 if the interrupt condition is met. The interrupt mask bits decide whether or not the INT bit and the interrupt pin will be active for that condition.

Interrupt Status Bits

mionapi ole					
INT	OR of all unmasked interrupt status bits				
CPT	Command pass through				
APT	Address pass through				
DET	Device trigger				
END	End (END or EOS message received)				
DEC	Device clear				
ERR	Error				
DO	Data out				
DI	Data in				
SRQI	Service request input				
LOKC	Lockout change				
REMC	Remote change				
ADSC	Address status change				
CO	Command output				

Noninterrupt Related Bits

LOK	Lockout			
REM	Remote/local			
DMAO	Enable/disable DMA out			
DMAI	Enable/disable DMA in			

Serial Poll Registers

Serial Poll Status (3R)

	S ₈	PEND	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁
			Ser	ial Pol	l Mode	(3W)		
Г	Sa	rsv	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁

The serial poll mode register holds the STB (status byte: S_8 , S_6 - S_1) sent over the GPIB and the local message rsv (request service). The serial poll mode register may be read through the serial poll status register. The PEND is set by rsv = 1 and cleared by NPRS $\cdot \overline{rsv} = 1$ (NPRS means negative poll response state).

Address Mode/Address Status Registers

Address Status (4R)

CIC	ĀTN	SPMS	LPAS	TPAS	LA	TA	MJMN

Address Mode (4W)

ton	lon	TRM1	TRM0	0	0	AMD1	AMD0
			-				

The address mode register selects the address mode of the device and also sets the mode for the transceiver control lines, T/R_3 and T/R_2 .

The functions of T/R_2 (pin 2) and T/R_3 (pin 5) are determined by the TRM1, TRM0 values of the address mode register.

Function of T/R2 and T/R3

T/R ₂	T/R ₃	TRM1	TRM0	
EOIOE	TRIG	0		
CIC	TRIG	0	1	
CIC	EOIOE	1	0	
CIC	PE	1	1	

EOIOE = TACS + SPAS + CIC \cdot CSBS

This denotes the input/output of the EOI terminal.

When 1: output When 0: input

 $CIC = \overline{CIDS + CADS}$

This denotes whether or not the controller interface function is active.

When 1: $\overline{ATN} = \text{output}$, $\overline{SRQ} = \text{input}$ When 0: $\overline{ATN} = \text{input}$, $\overline{SRQ} = \text{output}$

 $PE = CIC + \overline{PPAS}$

This indicates the type of bus driver connected to the \overline{DIO}_8 to \overline{DIO}_1 and \overline{DAV} lines.

When 1: three-state
When 0: open-collector

TRIG: When DTAS state is initiated or when a trigger auxiliary command is issued, a high pulse is generated.

Upon reset, TRM0 and TRM1 become 0 (TRM0 = TRM1 = 0) and a local message port is provided so that T/R_2 and T/R_3 both become low.

Address Modes

t _{on}	l _{on}	ADM1	ADMO	Address Mode	Contents of Address O Register	Contents of Address 1 Register
1	0	0	0	Talk only mode	Address identi necessary (No the GPIB)	
0	1	0	0	Listen only mode	Not used	
0	0	0	1	Address mode 1 (Note 1)	Major talk address or major listen address	Minor talk address or minor listen address
0	0	1	0	Address mode 2 (Note 2)	Primary address (talk or listen)	Secondary address (talk or listen)
0	0	1	1	Address mode 3 (Note 3)	Primary address (major talk or major listen)	Primary address (minor talk or minor listen)

Note:

- (1) Either MTA or MLA reception is indicated by coincidence of either address with the received address, interface function T or L.
- (2) Address register 0 = primary; address register 1 = secondary; interface function TE or LE.
- (3) CPU must read secondary address via Command Pass Through register interface function (TE or LE).
- (4) Combinations other than those indicated are prohibited.

Address Status Bits

ATN Data transfer cycle (device in CSBS)					
Listener primary addressed state					
TPAS	Talker primary addressed state				
CIC	Controller active				
LA	Listener addressed				
TA	Talker addressed				
MJMN Sets minor T/L address, reset = major address					
SPMS Serial poll mode state					

Address Registers

Address 0 (6R)

Х	DT0	DLO	AD5-0	AD4-0	AD3-0	AD2-0	AD-1

Address 1 (7R)

EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1

Address 0/1 (6W)

		_					
ARS	DT	DL	AD ₅	AD ₄	AD ₃	AD ₂	AD ₁

The μ PD7210 is able to detect automatically two types of addresses that are held in address registers 0 and 1. The addressing modes are outlined below.

Address settings are made by writing into the address 0/1 register. The function of each bit is described below.

Address 0/1 Register Bit Selections

ARS	Selects either address register 0 or 1
DT	Permits or prohibits address to be detected as Talk
DL	Permits or prohibits address to be detected as Listen
AD ₅ -AD ₁	Device address value
E0I	Holds the value of EOI line when data is received

Command Pass Through Register [5R]

CPT ₇	CPT ₆	CPT ₅	CPT₄	CPT ₃	CPT ₂	CPT ₁	CPT ₀

The CPT register is used such that the CPU may read the DIO lines in the cases of undefined command, secondary address, or parallel poll response.

End-of-String Register [7W]

EC ₇ EC ₆ EC ₅ EC ₄	EC ₃	EC ₂	EC ₁	EC ₀
---	-----------------	-----------------	-----------------	-----------------

This register holds either a 7- or 8-bit EOS message byte used in the GPIB system to detect the end of a data block. Auxiliary register A controls the specific use of this register.

Auxiliary Mode Register [5W]

ſ	CNT ₂	CNT ₁	CNT ₀	COM ₄	СОМ3	COM ₂	COM ₁	COM ₀
_								-

This is a multipurpose register. A write to this register generates one of the following operations according to the values of the CNT bits.

Auxiliary Mode Operations

	CNT				COM			
2	1	0	4	3	2	1	0	Operation
0	0	0	C ₄	С3	C ₂	C ₁	C ₀	Issues an auxiliary command specified by C ₄ to C ₀ .
0	0	1	0	F ₃	F ₂	F ₁	F ₀	The reference clock frequency is specified and T_1 , T_6 , T_7 , and T_9 are determined as a result.
0	1	1	U	S	P ₃	P ₂	P ₁	Makes a write operation to the parallel poll register.
1	0	0	A ₄	А3	A ₂	A ₁	A ₀	Makes a write operation to the auxiliary A register.
1	0	1	В4	В3	B ₂	B ₁	В ₀	Makes a write operation to the auxiliary B register.
1	1	0	0	0	0	E ₁	E ₀	Makes a write operation to the auxiliary E register.

Commands and Other Registers

Auxiliary Commands

0	0	0	C ₄	C ₃	C ₂	C ₁	C ₀

Auxiliary Command Descriptions

	Command				Auxiliary			
C4	C3	C ₂	C ₁	CO	Command	Description		
0	0	0	0	0	iepon	Immediate execute pon; generate local pon message.		
0	0	0	1	0	crst	Chip reset (same as external reset)		
0	0	0	1	1	rrfd	Release RFD		
0	0	1	0	0	trig	Trigger		
0	0	1	0	1	rtl	Return to local message generation		
0	0	1	1	0	seoi	Send EOI message		
0	0	1	1	1	nvid	Nonvalid (OSA reception); release DAC holdoff		
0	1	1	1	1	vid	Valid (MSA Reception, CPT, DEC, DET); release DAC holdoff		
0	Χ	0	0	1	sppf	Set/reset parallel poll flag		
1	0	0	0	0	gts	Go to standby		
1	0	0	0	1	tca	Take control asynch- ronously		

Auxiliary Command Descriptions (cont)

	Co	omma	nd		Auxiliary			
C4	C3	C ₂	C ₁	CO	Command	Description		
1	0	0	1	0	tcs	Take control synch- ronously		
1	1	0	1	0	tcse	Take control synch- ronously on end		
1	0	0	1	1	Itn	Listen		
1	1	0	1	1	Itnc	Listen with continuous mode		
1	1	1	0	0	iun	Local unlisten		
1	1	1	0	1	ерр	Execute parallel poll		
1	Χ	1	1	0	sifc	Set/reset IFC		
1	χ	1	1	1	sren	Set/reset REN		
1	0	1	0	0	dsc	Disable system control		

Internal Counter

0	0	1	0	F ₃	F ₂	F ₁	F ₀

The internal counter generates the state change prohibit times (T_1, T_6, T_7, T_9) specified in IEEE Standard 488-1978 with reference to the clock frequency.

Auxiliary A Register

1	О	0	Α4	A ₃	A ₂	A ₁	A ₀

Of the five bits that may be specified as part of the access word, two bits control the GPIB data receiving modes of the μ PD7210 and three bits control how the end-of-string (EOS) message is used.

Data Receiving Modes

A ₁	Ao	Data Receiving Mode
0	0	Normal handshake mode
0	1	RFD holdoff on all data modes
1	0	RFD holdoff on end mode
1	1	Continuous mode

EOS Message

Bit Name			Function
A ₂	0	Prohibit	Permits (prohibits) the setting of the END
	1	Permit	bit by reception of the EOS message.
A ₃	0 Prohibit		Permits (prohibits) automatic
	1	Permit	transmission of END message simultaneously with the transmission of EOS message TACS.
A ₄	0	7-bit EOS	Makes the 8 bits (7 bits) of the
	1	8-bit EOS	EOS register the valid EOS message.

Auxiliary B Register

	^	4	_	-	В		
'	U	7	В4	₽3	В2	В1	₽0

The auxiliary B register is much like the A register in that it controls the special operating features of the device.

Special Features

Bit Name			Function
B ₀	1	Permit	Permits (prohibits) the detection of an un-
	0	Prohibit	defined command. In other words, it permits (prohibits) the setting of the CPT bit on receipt of an undefined command.
B ₁	1	Permit	Permits (prohibits) the transmission of
	0	Prohibit	the END message when in serial poll active state (SPAS).
В2	1	T ₁ (high- speed)	T ₁ (high speed) as T ₁ in source handshake function after transmission of second byte following data transmission.
	0	T ₁ (low- speed)	Sets T ₁ (low speed) as T ₁ in all cases.
В3	1	INT	Specifies the active level of the INT pin.
	0	INT	
B ₄	1	ist = SRQS	SRQS indicates the value of the ist level local message (the value of the parallel poll flag is ignored). SRQS = $1 \dots$ ist = 1 SRQS = $0 \dots$ ist = 0
	0	ist = Parallel Poll Flag	The value of the parallel poll flag is taken as the ist local message.

Auxiliary E Register

1	1	0	0	0	0	E ₁	Eo

This register controls the Data Acceptance modes of the μ PD7210.

Data Acceptance Modes

Bit Name			Function
E ₀	1	Enable	DAC holdoff by initialization of DCAS
	0	Disable	
E ₁	1	Enable	DAC holdoff by initialization of DTAS
	0	Disable	

Parallel Poll Register

0	1	1	U	S	P ₃	P ₂	P ₁

The parallel poll register defines the parallel poll response of the $\mu PD7210$.

Parallel Poli Response

Bit Name		Function
Ü	1	No response to parallel poll
	0	Response to parallel poll
S	1	In phase
	0	Reverse phase
P ₃ -P ₁	000-111	Status bit output line DIO ₁ to DIO ₈

